Cadence Design Systems, a major player in EDA360, today inked in a joint development agreement with IBM to create a high-performance integration-optimised IP. This development strategy is expected to help deliver “revolutionary” designs while reducing the risk and time associated with integrating complex SoC Designs.
Under the agreement, the companies will develop DDR PHYs, memory controllers, and protocols such as PCIe and Ethernet under a 32-nanometer silicon-on-insulator. The technology will be used in servers, video games and other devices and will be available through the newly announced Cadence Open Integration Platform.
A core component of its EDA360 vision, the Cadence Open Integration Platform comprises an integration design environment, integration-optimised IP and on-demand integration services, all facilitated by Cadence’s mixed-signal and digital design, verification and implementation technologies.
“Qualifying and integrating complex IP is a costly and growing burden for many of our customers,” said Vishal Kapoor, vice president of Product Management of Cadence. “We look forward to teaming with IBM to relieve some of that burden for engineering teams as they grapple with SoCs and systems that will only continue to grow in size and complexity.”
“The IP we’re working on with Cadence will provide state of the art building blocks that will allow our customers to build more powerful, higher bandwidth networking and communications technology,” said Marie Angelopoulos, director, IBM Microelectronics. “This collaboration with Cadence combines IBM’s expertise in developing and integrating process and IP technology with Cadence’s experience in IP development to supply customers with the tools needed to build a new generation of communications infrastructure.”